On die capacitance

Question

Currently, I design the power distribution network for my customer. My customer uses intel stratix 10 mx. Then, I made some evaluation boards and measure some performance. As a results, the voltage fluctuation exceeds the limit. It's come from the anti-resonance peak of the PDN impedance. So I have to re-design the PDN. Could you tell me the on die capacitance of stratix 10 mx to decrease and re-design the PDN?

rahul_s_intel1 · Answer

Hi ,

The on-die capacitance is not published in our documents, requesting you to follow the PDN page no:48 to get the value

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_dev_specific_pdn_20.pdf?wapkw=PDN

Forum Discussion

On die capacitance

1 Reply

Recent Discussions

MAX10 10M50 Development KIT Triple Speed Ethernet problem

About PCIe Daughter Cards for Agilex™ 3 FPGA and SoC C‑Series Development Kit

Stratix 10 FPGA Dev Kit VCCIO_FMC voltage issue

Stratix 10 Development Kit HiLo connector

Technical Assistance Request for Stratix® 10 SX SoC Development Kit (so#488775)