Forum Discussion

New Contributor

6 years ago

On die capacitance

Currently, I design the power distribution network for my customer. My customer uses intel stratix 10 mx. Then, I made some evaluation boards and measure some performance. As a results, the voltage f...

Rahul_S_Intel1

Frequent Contributor

6 years ago

Hi ,

The on-die capacitance is not published in our documents, requesting you to follow the PDN page no:48 to get the value

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_dev_specific_pdn_20.pdf?wapkw=PDN

Forum Discussion

On die capacitance

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA