Forum Discussion

New Contributor

6 years ago

ModelSim[Intel FPGA starter edition 10.6d] run Error, do anyone have idea?

when I run the Modelsim[starter edition 10.6d] to simulation my Verilog code, there are many error, I already have tried many ways, but it's failure do anybody know it?

Vicky1

Regular Contributor

6 years ago

Hi,

Could you check the below solutions?

https://www.intel.com/content/altera-www/global/en_us/index/support/support-resources/knowledge-base/solutions/rd02292008_717.html

https://www.intel.com/content/www/us/en/programmable/support/support-resources/design-examples/design-software/simulation/modelsim/simulation-manual-howto.html

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/qts/qts_qii53001.pdf

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_gs_msa_qii.pdf

please let me know, how it works for you.

Regards,

Vicky

Forum Discussion

ModelSim[Intel FPGA starter edition 10.6d] run Error, do anyone have idea?

Recent Discussions

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

PCIe Root Complex on DK-A5E013BM16AEA

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work