Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. Boards & Dev Kits

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

MegaCore Function Generation Error. IP Functional Simulation Model Creation Failed.

When I tried to generate a FFT function, I got "MegaWizard Error", said, "IP Functional Simulation Model Creation Failed". Here is the detail. Steps: Menu tools->MegaWizard Plug-in Manager->D...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

https://mysupport.altera.com/eservice_enu/start.swe?SWERowId=1-78GRJL&SWEField=s_1_2_18_0&SWERowIds=SWERowId0%3d1-78GRJJ,SWERowId1%3d1-78GRJL&SWENeedContext=true&SWESP=false&SWEMethod=Drilldown&SWECmd=InvokeMethod&SWEVI=&SWEPOC=&SWETargetView=&SWEDIC=true&SWEReqRowId=1&SkipBusyState=true&SWEView=Service+Request+Detail+View+%28eService%29&SWETVI=&SWEC=8&SWEM=&SWEBID=-1&SWESPa=&SWEContainer=&SWETS=&SWETA=&SWEApplet=Service+Request+Attachment+List+Applet+%28eService%29&SWETS=1271858529332&SWEC=8

Recent Discussions

  • LeonardoG's avatar
    Cyclone V GT Dev Kit - new units fail to boot from FPP
    1 day ago
    LeonardoG
  • TorsteinH's avatar
    DK-DEV-AGI027RES Install Package
    1 day ago
    TorsteinH
  • Thulasi's avatar
    Why 390.625MHz clock to F-Tile Reference fequency
    2 days ago
    Thulasi
  • Thulasi's avatar
    SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design
    4 days ago
    Thulasi
  • hmitani's avatar
    PCIe Root Complex on DK-A5E013BM16AEA
    Solved
    4 days ago
    hmitani
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo