Forum Discussion

New Contributor

5 years ago

MAX10 FPGA Development Kit DDR3 example request

Hi, I am working to use the MAX10 kit (Mrf No. DK-DEV-10M50-A) write and read data into/from the DDR3 SDRAM. I have no experience in operating the DDR3 using the Uni-PHY. Therefore, I follow the...

yoichiK_altera

Contributor

5 years ago

I found the reference design in the Intel IP store web. Does this design help you ?

https://fpgacloud.intel.com/devstore/platform/16.0.0/Standard/ddr3-with-board-test-system-console/

wuhannus

New Contributor

5 years ago

Hi,

Thanks for the reply. Has tried out the link before. Will keep on learning the EMIF datasheet. Hope to have some specific example tutorial can follow. Thanks again for the information.

Forum Discussion

MAX10 FPGA Development Kit DDR3 example request

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA