Altera_ForumHonored Contributor10 years agoMax 10 Dev Kit DDR3 Singal Integrity Testing Is there a way to test DDR3 signal integrity on the Max 10 dev kit? I'm wondering if these signals are accessible anywhere.
Altera_ForumHonored Contributor10 years agoYou can try to run signal integrity simulation with the IO models ie IBIS and Hspice.
Recent DiscussionsMandelbrot viewer on Cyclone V - Platform Designer layoutSlow Runtime Performance in FIL Implementation on DE2-115 Using EthernetDevice stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).Stratix 10 GX SI Board - issue with the Board Test System (BTS)Stratix 10 Development Kit HiLo connector