Altera_ForumHonored Contributor10 years agoMax 10 Dev Kit DDR3 Singal Integrity Testing Is there a way to test DDR3 signal integrity on the Max 10 dev kit? I'm wondering if these signals are accessible anywhere.
Altera_ForumHonored Contributor10 years agoYou can try to run signal integrity simulation with the IO models ie IBIS and Hspice.
Recent DiscussionsAgilex 5 reconfigurable PLL - emifRegarding data for the Altera Arria V GX FPGA development kitAXC3000 Agilex 3 boardAccess to System MAX design for Agilex 5 kitSolvedAgilex7 m-series for llama