lwh2f

I'm trying on arria 10 SoC GHRD and like to add a register block on FPGA side to LW AXI4 interface for control and status. There is hps_lw_axi_master connected to SYS ID, PIO etc. How would my ...