Forum Discussion

New Contributor

7 years ago

Low Latency 100G MAC not producing light through Mellanox MMA1B00-C100D optical module in Stratix 10 Transceiver Signal Integrity Kit

I am attempting to use the Low Latency 100G Ethernet Intel Stratix 10 FPGA IP Core on the Stratix 10 Transceiver Signal Integrity Kit but am unable to communicate with the board. I am using a Mellano...

SengKok_L_Intel

Regular Contributor

7 years ago

Hi Sir, For the LL 100G Ethernet IP design example, you can refer to the following link to create/generate it for the S10 Transceiver SI kit. https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-dex-s10-ll-100gbe.pdf To isolate the problem, please try to turns on internal serial loopback and see if it can transmit and receive packet? Besides, if possible, please use a QSFP loopback module to perform the loopback. Regards -SK

Forum Discussion

Low Latency 100G MAC not producing light through Mellanox MMA1B00-C100D optical module in Stratix 10 Transceiver Signal Integrity Kit

Recent Discussions

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

PCIe Root Complex on DK-A5E013BM16AEA

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work