Forum Discussion

New Contributor

6 years ago

Logic levels on Pins from the Factory

What logic levels do the pins on the 10M50DCF484I7C float to from the factory? aka, when I plug this chip into my PCB for the first time before programming it are the pins floating, pulled low, pull...

SreekumarR_G_Intel

Frequent Contributor

6 years ago

Flow chart page no : 28/67 below link information about the Configuration Sequence for Intel MAX 10 Devices and each stage IO lines state too.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/ug_m10_config.pdf

Thank you ,

Regards,

Sree

Forum Discussion

Logic levels on Pins from the Factory

Recent Discussions

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

PCIe Root Complex on DK-A5E013BM16AEA

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work