JTAG programming not working properly in DE1-SoC Board

Hi, I have code which instantiates a particular design N no. of times. When the N>12000 , even though the Quartus tool generates the bitstream, I am not able to configure the FPGA on board(DE1-SoC)...