KJian6New Contributor7 years agoJTAG chain is broken when DDR4 is enable Hi, I'm using ATTILA Arria10GX development kit with Quartus Prime 18.1.0 Build 222: 1, The JTAG works fine when my design system only has a NIOS II processor. 2, The JTAG chain will become ...Show More
Recent DiscussionsCyclone V GT Dev Kit - new units fail to boot from FPPDK-DEV-AGI027RES Install PackageWhy 390.625MHz clock to F-Tile Reference fequencySyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series designPCIe Root Complex on DK-A5E013BM16AEASolved
