It is urgent, but I think you can answer

Question

Hello,I want to report detail timing information in the GUI since I don't know much about Intel FPGA flow. Could you give me the steps; such as, list 1,2 ,3...? Please don't give me which document that I need to read which it takes a plenty of time; beside, I have not whole picture in your Intel flow.  I know the Synopsys report timing commands and constraints in detail since I worked DC group before, but I really need your guys a help in FPGA environment!Thanks-Fred

kennyt_altera · Answer

What is the device that you were using? And you are using Quartus Pro or Quartus std?

Understand that you don't like to read documentation. Is providing you a short video is good for you?

fxu001 · Answer

Hello KTan9,

I am fine now since my colleague taught me how to use TimingAnalyzer to analyze detail timing paths. Please also close the case. Thank you so much for your quick response. Talk you next time.

Thanks,

-Fred

sstrell · Answer

It might be good to consider looking at online training.  Start here:https://www.intel.com/content/www/us/en/programmable/support/training/course/odsw1115.html#iwork4intel

fxu001 · Answer

Hello,

Great Info. Thank you so much for your kindly help:)

Thanks,

-Fred

Forum Discussion

It is urgent, but I think you can answer

4 Replies

Recent Discussions

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

PCIe Root Complex on DK-A5E013BM16AEA

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work