Issue in generating the Start of Packet, End of Packet and Empty for the Avalon FIFO Memory Intel FP

Hi All, I am facing the issue while generating the SOP(Start Of Packet), EOP(End Of Packet) and Empty for the Avalon FIFO Memory Intel FPGA IP. Description: Input is applied at the Avalon MM por...