Is there any technical recommendation for decap requirement for 5AGXMB1?

Question

I have gone through the technical documents provided for 5AGXMB1 series FPGA but I didn't get any recommendation for Decaps. Is there any technical document for decap requirement? Is there any recommendation for decap requirement?

sreekumarr_g_intel · Answer

No, Actually Decap requirement is based on the your specific design , Cap placement , Power Layers etc..To find the FPGA Power Distribution Network for the your PCB and calculate the Decoup value

https://www.intel.com/content/www/us/en/programmable/support/support-resources/support-centers/signal-power-integrity/power-distribution-network.html

Let me know how i can help further for the same ,

Thank you ,

Regards,

Sree

Forum Discussion

Is there any technical recommendation for decap requirement for 5AGXMB1?

1 Reply

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA