SAnan1New Contributor7 years agoIO assignment for triple speed ethernet Objective: Synthesize Triple Speed Ethernet IP variant (with MAC and 1000 Base - X) in my Cyclone IV GX transceiver kit. I'd like to then connect an Ethernet cable to my FPGA and then observe the RX ...Show MoreTripleSpeedEthernet.v17 KB
Recent DiscussionsRegarding data for the Altera Arria V GX FPGA development kitAXC3000 Agilex 3 boardAccess to System MAX design for Agilex 5 kitSolvedAgilex 5 reconfigurable PLL - emifAgilex7 m-series for llama