Forum Discussion

New Contributor

7 years ago

IO assignment for triple speed ethernet

Objective: Synthesize Triple Speed Ethernet IP variant (with MAC and 1000 Base - X) in my Cyclone IV GX transceiver kit. I'd like to then connect an Ethernet cable to my FPGA and then observe the RX ...

TripleSpeedEthernet.v17 KB

Nathan_R_Intel

Contributor

7 years ago

Hie,

To understand how to assign IO, you can refer to the Reference or Example Design. Generating an example design for TSE IP is covered in our documentation below (Refer to Pg 18 to links to document related to generating reference design for different devices):

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_ethernet.pdf

Please let me know if the above document helps you resolve your issue.

Regards,

Nathan

Forum Discussion

IO assignment for triple speed ethernet

Recent Discussions

Mandelbrot viewer on Cyclone V - Platform Designer layout

Slow Runtime Performance in FIL Implementation on DE2-115 Using Ethernet

Device stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).

Stratix 10 GX SI Board - issue with the Board Test System (BTS)

Stratix 10 Development Kit HiLo connector