Forum Discussion

New Contributor

5 years ago

Internal error: sub-system: VPR20KMAIN during Fitter -> Place

Design Background: HPS (SoC) AXI master (32-bit address) --> Avalon mm bridge (32-bit address) --> Avalon mm slave component (16-bit address). All the three parts are Intel IPs and there is no a...

AnilErinch_A_Intel

Frequent Contributor

5 years ago

Hi ,

Please let us know whether the below link is helpful to you.

https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/tools/2019/internal-error--sub-system--vpr20kmain--file---quartus-fitter-vp.html

Thanks and Regards

Anil

Forum Discussion

Internal error: sub-system: VPR20KMAIN during Fitter -> Place

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA