Forum Discussion

SLeon24's avatar
SLeon24
Icon for New Contributor rankNew Contributor
5 years ago

Intel MAX 10 FPGA short issue

Hello, 13 units FPGA are found short from C7,D7 & D8 to C8 & D6. Date code is within range of 1925-2001. MPN is 10M16DAF256C8G. End Application is USB streamline Instruments. We would like to reque...
Zawani_M_Intel's avatar
Zawani_M_Intel
Icon for Frequent Contributor rankFrequent Contributor
5 years ago

Hi ,

To understand more about the issue, can you please share with me some information?

1. What is the failure rate? What is the failure rate vs. tested sample? Example: 2 out of 100 units.
2. When did the failure happen? How did you discover the failure?
3. How did you determine the failure? Please elaborate the procedures.
4. Does the failure unit ever working before failure?
5. Did they violate solder re-flow temperature profiles, moisture sensitivity? Please provide the re-flow temperature profiles.
6. Did you swap the failure device to a known good board? Is the failure following the device or board?
7. Is this a prototype build or volume/mass production?

Thanks!

Please consider of confidential information you might share. If you need to private message, please do let me know.

SLeon24's avatar
SLeon24
Icon for New Contributor rankNew Contributor
5 years ago

Hi,

I attach schematic of FPGA (U6) for your reference. I do not manage to get the re-flow temperature profiles at this moment.

Please advise can we proceed for FA? If yes, may I have the shipping address?

Thanks.

Shwu Ching

  • Zawani_M_Intel's avatar
    Zawani_M_Intel
    Icon for Frequent Contributor rankFrequent Contributor
    5 years ago

    Thank you Shwu Ching for all the details provided.

    From the statement given, I can get some picture of the issue.

    I can see it might be because of electrical overstress (EOS) issue. Power pins short to ground is one of the symptoms of EOS.
    In order to avoid electrical damage, the device should always be handled in a static-free environment and all the input signals should remain within specified limits, as recommended in the PSG Data Book and associated application notes, at all times.

    For your information, EOS is fall under mishandling issue.

    Regards,
    Wani

    • SLeon24's avatar
      SLeon24
      Icon for New Contributor rankNew Contributor
      5 years ago

      Hi,

      We are handling products in ESD safe environment and all this failure are fail at incoming board pretest failure. We have been tested and shipped around more than 1k boards and do not have issues and only seeing this batch failures recently.

      Thanks,

      Shwu Ching

    • SLeon24's avatar
      SLeon24
      Icon for New Contributor rankNew Contributor
      5 years ago

      Hi Wani,

      Please help to advise can we ship parts for FA as we encountered this issue (13 parts failed) for recent batches only.

      Thanks,

      Shwu Ching

      • Zawani_M_Intel's avatar
        Zawani_M_Intel
        Icon for Frequent Contributor rankFrequent Contributor
        5 years ago

        Hi Shwu Ching,

        I sent you an email regarding FA process. I need some confidential info to proceed.

        Wani