Inconsistent Data on UART output terminal from Sockit Cyclone V SoC board

Question

With reference to my case (case no. 04274941) (https://forums.intel.com/s/question/0D50P00004OYyjkSAD/inconsistent-data-of-transceiver), I am having inconsistent data onto my UART output terminal (PUTTY on Windows 10 host machine). I have checked my design using Quartus 2 Signal tab logic analyser and my HDL results are perfectly fine. My Transceiver is running on 62.5MHz clock while I am running Linux on my cyclone V SoC board and I think that the Linux application that I wrote to read data is running much slower. Is there any way to see the consistent transceiver data. You can see whole progress of my work and discussion here (https://forums.intel.com/s/question/0D50P00004OYyjkSAD/inconsistent-data-of-transceiver)

matif · Answer

HiThank you so much for your follow up. Everything is fine now. You can close this case.

eberlazare_i_intel · Answer

Hi,May I know what is the Linux application that you wrote to read the data or did you get it from an example somewhere?Regards.

matif · Answer

Hi, thank you so much for your answer. I wrote my Linux application in C language. It is attached herewith. I am accessing UART Output terminal using PUTTY on Windows 10 with baud rate 57600. Here are Details of my Linux operating System that I am using on my cyclone V board

Linux : Poky 8.0 (Yokto Project 1.3 Reference Distro)
Kernel Version: 3.7.0

Sent from Mail for Windows 10

eberlazare_i_intel · Answer

Hi,I did not find the attached file, can you re-sent them again?Thanks.

matif · Answer

Hi @EberL_Intel​ Sorry for late reply. I was ill during the whole week that is why couldn't reply you. Can you send me your email address so that I can send you the files. The c code I have attached herewith#include &lt;stdio.h&gt;
#include &lt;unistd.h&gt;
#include &lt;stdlib.h&gt;
#include &lt;stdint.h&gt;
#include &lt;fcntl.h&gt; 
#include &lt;sys/mman.h&gt;
#include &lt;sys/types.h&gt;
#include &lt;sys/stat.h&gt;
#include "C:\altera\15.1\embedded\ip\altera\hps\altera_hps\hwlib\include\hwlib.h"
#include "C:\altera\15.1\embedded\ip\altera\hps\altera_hps\hwlib\include\soc_cv_av\socal\socal.h"
#include "C:\altera\15.1\embedded\ip\altera\hps\altera_hps\hwlib\include\soc_cv_av\socal\hps.h" 
#include "C:\altera\15.1\embedded\ip\altera\hps\altera_hps\hwlib\include\soc_cv_av\socal\alt_gpio.h"
#include "D:\masterarbeit3\XCVRPUTTYSIM\hps_0.h"
 
#define REG_BASE 0xFF200000 /*LWFPGA SLAVE Address*/
#define REG_SPAN 0x00200000
 
volatile unsigned int *reg_addr; /*this is the pointer that reads from the register*/
void* virtual_base; /*pointer to open device memory file*/
 
int main ()
{
	
int fd = EXIT_FAILURE;	
 
fd=open("/dev/mem",(O_RDWR|O_SYNC));
if (fd &lt; 0) {
		perror("open");
		exit(EXIT_FAILURE);
			}			
printf("fd is ok
");
 
virtual_base=mmap(NULL,REG_SPAN,(PROT_READ|PROT_WRITE),MAP_SHARED,fd,REG_BASE);
printf("virtual base pointer to open device memory file is ok
");
 
reg_addr = (unsigned int *) (virtual_base+NEW_COMPONENT_0_BASE); /*accessing base address of register*/
while(1)
{
printf("pointer value is %d
", *reg_addr);
}
return 0;
}

Forum Discussion

Inconsistent Data on UART output terminal from Sockit Cyclone V SoC board

6 Replies

Recent Discussions

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

PCIe Root Complex on DK-A5E013BM16AEA

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work