pkuma54New Contributor7 years agoIn IC Arria 10 SX FPGA(10AS048H3F34E2SG part no) can I used clock I/O lvds differential pins in LVDS receiver/transmitter differential I/O pinsHi Mam/Sir,This is prabhu kumar k i am using 10AS048H3F34E2SG part pls can you send IC pin description details or pin mux details.
Recent DiscussionsAgilex 5 reconfigurable PLL - emifRegarding data for the Altera Arria V GX FPGA development kitAXC3000 Agilex 3 boardAccess to System MAX design for Agilex 5 kitSolvedAgilex7 m-series for llama