Forum Discussion
Altera_Forum
Honored Contributor
8 years agothank you for your reply!
do i need to set this trigger condition after i mount my output file(sof) on FPGA? can you tell me how to set the trigger condition because i am new to this tool and do you have any material for this so that i can learn