SERMASWATHIKA
Contributor
1 year agoIBIS_WITH_SPECIFIC_RLC&SAME_MODEL
We are migrating the design from Cyclone III device to Cyclone V GX device for resolving over resource utilization issue. Now we have completed the upgradation in both design and board schematic.
Before board fabrication, checking the Signal Integrity for the updated board design.
For that, SI Team requested IBIS Model for FPGA and DDR3 Memory. IBIS model generated from the updated design in Quartus prime standard 22.1 version and shared to the team.
SI Team is requesting the IBIS model with the following specifications:
- IBIS model with pin specific RLC values. --reference document
- Model selector should be same for all I/O pins (DDR3 I/O).---is this need to be assign manually?
We got one reference from google that is for agilex device,
Generating an Agilex per pin RLC IBIS (.ibs) file (intel.com)
is there anything specific available for cyclone v gx device