I designed an FSM, and it's going to states that it shouldn't be able to go to. Please help me understand what my Verilog code is doing.

I am designing a Manchester receiver. The design simulates in modelsim. I synthesized the code and downloaded it to a de10 nano cyclone V fpga to test it, and I used Intel/Altera's signal tap...