Forum Discussion

New Contributor

6 years ago

I can successfully run the design example from PCIe IP guide for A10 devkit, however when I exchang the onchip_memory2_0 component with my own it hangs the PCIe bus.

I can successfully run the design example from PCIe IP guide for A10 devkit, however when I exchang the onchip_memory2_0 component with my own it hangs the PCIe bus. With the MEM component connected...

BStui2

New Contributor

6 years ago

An update: if I leave in the MEM component, add my own component, and connect it to the same master and make sure their address spaces do not overlap and fall within the address range of the master (0xffff) then I am able to access my own component. Why is that?

Forum Discussion

I can successfully run the design example from PCIe IP guide for A10 devkit, however when I exchang the onchip_memory2_0 component with my own it hangs the PCIe bus.

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA