Forum Discussion

ASing173's avatar
ASing173
Icon for New Contributor rankNew Contributor
5 years ago

I am writting the Verilog code and test bench for 4 bit shync up counter but I am not getting the desired output my code is below I should get cout as increased by 1 but I am not getting it when enable is high.

sstrell's avatar
sstrell
Icon for Super Contributor rankSuper Contributor
5 years ago

I'm not familiar with this simulation tool, but perhaps you have to initialize or reset cout to a value instead of xxxx.

#iwork4intel