Hello, the Cyclone III FPGA Starter Board Reference Manual says: "For more information regarding the HSMC, refer to the High Speed Mezzanine Card Electrical and Mechanical Specification version 1.2 or later." Where can i get this specification? I can't find it one the Altera website. Thanks in advance! Michael

Hi, I am not aware of any existing spec released by Altera, however you can buy the HSMC connectors from Samtec and make your own expansion cards for the new dev kits. You can collect the necessary info from these places: For pinout/signal names on the CIII kit, see the files in Schematic folder you get when you install the software which comes on the CD in the box. For mechanical specs, see the manufacturer's catalog pages: http://www.samtec.com/custom_products/highlight/asp-122952-01.asp (http://www.samtec.com/custom_products/highlight/asp-122952-01.asp) http://www.samtec.com/custom_products/highlight/asp-122953-01.asp (http://www.samtec.com/custom_products/highlight/asp-122953-01.asp) For electrical specs, PCB libraries and other info, see the Samtec qth (http://www.samtec.com/technical_specifications/overview.aspx?series=qth)/qsh (http://www.samtec.com/technical_specifications/overview.aspx?series=qsh) series.

--- Quote Start --- I am not aware of any existing spec released by Altera, however you can buy the HSMC connectors from Samtec and make your own expansion cards for the new dev kits. --- Quote End --- I already have the Samtec Connector (ASP-122952-01) because i want to build an expansion board for the Cyclone III Development Kit. (If somebody is interested in an EAGLE footprint for this connector, let me know.) --- Quote Start --- For pinout/signal names on the CIII kit, see the files in Schematic folder you get when you install the software which comes on the CD in the box. --- Quote End --- The pinout/signal names for the HSMC connector is the point i'm interested in! Your proposal was the correct location: In the document "CycloneIII_SB_3C25.pdf" on page 11 you can find the HSMC connector. Thanks!

There seems to be a problem in the HSMC Pinout in the Reference Manual (p.2-11): The signals HSMC_D2 (HSMC Pin 43) and HSMC_D4 (HSMC Pin 47) both map to the FPGA Pin M5?!? Has anyone any information about this issue?

It's an error in the pdf. HSMC_D4 is connected to FPGA pin T1 (the board schematic pdf got it right).

--- Quote Start --- HSMC_D4 is connected to FPGA pin T1. --- Quote End --- Thanks again! One more question: I need some additional Single-ended I/O's, because i've already used HSMC_D0 - HSMC_D19. I think it should be possible to use only one signal line of a differential I/O pair like e.g. HSMC_TX_p4/HSMC_TX_n4. But what should i do with the other signal line of the pair? Nothing? Pull-up/down? Greets, Michael

HSMC Specification | Altera Community

23 Replies

Altera_Forum
Honored Contributor
14 years ago
--- Quote Start ---
You can use the differential pairs as 2 single ended I/Os. You can of course use only one pin of the pair and leave the other unconnected.
--- Quote End ---

How to use differential pairs as 2 single ended IO?
What configuration to set in Quartus or hardware?
As far as I know, I thought to use single ended IO, I just need to reconfigure it at pin planner so that it has IO standard 2.5V instead of LVDS isnt it? Please correct me if I am wrong because I am currently configuring the HSMC pins.

thank you.
Altera_Forum
Honored Contributor
13 years ago
You would really help me out with those HSMC eagle footprints. If anyone has them, please send them to me!
Thank you very much!
Altera_Forum
Honored Contributor
9 years ago
--- Quote Start ---
I already have the Samtec Connector (ASP-122952-01) because i want to build an expansion board for the Cyclone III Development Kit. (If somebody is interested in an EAGLE footprint for this connector, let me know.)
--- Quote End ---

Hi all,
if anyone still watches this thread, could you please send me the HSMC Eagle footprints?
My email is [email protected]
Thank you very much!

Forum Discussion

HSMC Specification

23 Replies

Recent Discussions

Cyclone V GT Dev Kit - new units fail to boot from FPP

DK-DEV-AGI027RES Install Package

Why 390.625MHz clock to F-Tile Reference fequency

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

PCIe Root Complex on DK-A5E013BM16AEA