Forum Discussion

New Contributor

7 years ago

How to implement Rs OCT on Cyclone V LVDS differential output IOs ?

Hello, with Cyclone V Rs and Rd OCT possibilities it seems that differential links between FPGA and SFP transceiver (for instance) does not need external series and differential terminations (accordi...

Rahul_S_Intel1

Frequent Contributor

7 years ago

Hi ,

May I know exactly which IO standard your referring , In the below document, the supported oct is given for all the IO standards . Refer page no: 143

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-v/cv_5v2.pdf

Forum Discussion

How to implement Rs OCT on Cyclone V LVDS differential output IOs ?

Recent Discussions

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

PCIe Root Complex on DK-A5E013BM16AEA

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work