How to implement PCIe MSI-X interrupt in Stratix 10?

Question

Hi,​How to implement PCIe MSI-X interrupt function in Stratix 10?We use PCIe Hard IP gen3x8.Is there any example design and Linux driver template? Thanks.Chia-Ming Hung

boont_intel · Answer

Hi Sir,Hope this link is helpful for you.https://forums.intel.com/s/createarticlepage?articleid=a3g0P0000005ReB&amp;action=view

chung · Answer

Hi, ​We have implemented MSI-X function as https://forums.intel.com/s/createarticlepage?articleid=a3g0P0000005ReB&amp;action=view.But we are not sure how to implement the software part.Is there any software example to handle PCIe interrupt?Thanks.

Forum Discussion

How to implement PCIe MSI-X interrupt in Stratix 10?

2 Replies

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA