Forum Discussion

New Contributor

9 months ago

How to control max v of arria10

I used Arria10 GX FPGA Development Kit. For some reason the power supply was unstable. Can I configure the MAX V power settings to control the voltage limit? Could you give me some solution? thank...

Board Debug

FakhrulA_altera

Regular Contributor

9 months ago

Hi aaronyen,

You may check the sub-topic: 10.7. Power Sequencing Considerations for Arria 10 Devices in this document: https://cdrdv2.intel.com/v1/dl/getContent/666662?fileName=a10_handbook-683461-666662.pdf

Also please check whether all power rails are within the required spec. Refer:

Intel® Arria® 10 Device Datasheet

Regards,

Fakhrul

Forum Discussion

How to control max v of arria10

Intel® Arria® 10 Device Datasheet

Recent Discussions

Stratix 10 Development Kit HiLo connector

Stratix 10 FPGA Dev Kit VCCIO_FMC voltage issue

Mandelbrot viewer on Cyclone V - Platform Designer layout

Failed to get MAX10 Triple Speed Ethernet example design to compile

A question about reading the configuration space of the R-Tile PCIe IP EP