ZhiqiangLiangOccasional Contributor8 months agohow to configure Cyclone10 input clk and PLL Hi, The model I am using is Cyclone10LP 10CL120. how to instantiate PLL by verilog code way? how to instantiate PLL by block design way in quartus?
Recent DiscussionsStratix 10 FPGA Dev Kit VCCIO_FMC voltage issueMandelbrot viewer on Cyclone V - Platform Designer layoutFailed to get MAX10 Triple Speed Ethernet example design to compileA question about reading the configuration space of the R-Tile PCIe IP EPnCONFIG and nSTATUS,CONF_DONE always LOW EP4CE6