ZhiqiangLiangOccasional Contributor7 months agohow to configure Cyclone10 input clk and PLL Hi, The model I am using is Cyclone10LP 10CL120. how to instantiate PLL by verilog code way? how to instantiate PLL by block design way in quartus?
Recent Discussionsyolov3_tiny_tf run_inference_stream problemLooking for guidance on CXL IP access (university research, Agilex 7 I-series)DE10-Lite and sdram controller ipJTAG Chain Broken – Unable to Program Agilex 5 Modular Development BoardDK-DEV-AGI027RES Install Package