XG_KangNew Contributor6 years agoHow to assign LVDS in 1.8V bank in Cyclone VE How to assign A LVDS clock to CLKn pins in 1.8V IO Bank in 5CEA9 device。If the LVDS clock signal name is clk1_p/clk1_n,it can be assigned to GCLK pins , but how to assign the IO Standard? All other s...Show More
Recent DiscussionsMandelbrot viewer on Cyclone V - Platform Designer layoutSlow Runtime Performance in FIL Implementation on DE2-115 Using EthernetDevice stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).Stratix 10 GX SI Board - issue with the Board Test System (BTS)Stratix 10 Development Kit HiLo connector