XG_KangNew Contributor6 years agoHow to assign LVDS in 1.8V bank in Cyclone VE How to assign A LVDS clock to CLKn pins in 1.8V IO Bank in 5CEA9 device。If the LVDS clock signal name is clk1_p/clk1_n,it can be assigned to GCLK pins , but how to assign the IO Standard? All other s...Show More
Recent DiscussionsAXC3000 Agilex 3 boardDK-DEV-AGI027RES Install PackageAgilex 5 reconfigurable PLL - emifRegarding data for the Altera Arria V GX FPGA development kitAccess to System MAX design for Agilex 5 kitSolved