Forum Discussion
New ContributorHow to access the EMIF HPS subsystem DDR (1TB) via Agilex 5 HPS (265GB)
Hi
The HPS EMIF is connected to the IO96 of the HPS connection. You do not need to add in an axi bridge for this.
You could enable this under the SDRAM tab of the Agilex5 HPS IP.
You could try taking a look at the GHRD for the Agilex5 from the link below:
Regards
Jingyang, Teh
Regular ContributorHi
I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, Please login to ‘https://supporttickets.intel.com/s/?language=en_US’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.
Regards
Jingyang, Teh
