Forum Discussion

Wizard123's avatar
Wizard123
Icon for New Contributor rankNew Contributor
1 year ago
Solved

How to access the EMIF HPS subsystem DDR (1TB) via Agilex 5 HPS (265GB)

Hello everyone, I am trying to access the EMIF for HPS DDR with the HPS in a first test design to get to know the Altera Design Flow. However, I get the following error (see attachment): - emif_h...
Fpga Devkit
tehjingy_Altera's avatar
tehjingy_Altera
Icon for Regular Contributor rankRegular Contributor
1 year ago

Hi


I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, Please login to ‘https://supporttickets.intel.com/s/?language=en_US’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.



Regards

Jingyang, Teh