Altera_Forum
Honored Contributor
14 years agoHow to access SRAM on CycloneIII dev kit - not via nios !
Hi,
I've been searching the forums for quite some time, and couldn't find an answer to my problem. I'm trying to access the ssram on the CycloneIII Starter kit board. however, from the SSRAM data sheet, it is supposed to work in bursts. latch the starting address and then use the ADV pin to increment it internally. unfortunately, on the board, most of the control pins are ties to GND or VCC. to ADV, ADSP_N and such are not in use. how do I simply write a stream of data+addresses+valid strobe into the memory ? I tried building a simple counter, to act as both address bus and data bus. so basically, the RAM should be filled by : 0,1,2,3,4,5,6,... etc. but when I try to read, I'm getting 3,3,3,3,7,7,7,7,11,11,11,11 I'm guessing I'm either mixing the signals or the ssram is useless as a random access memory without the burst mode. can someone provide a sequence (pseudo code, or verilog/VHDL) that will help me take a 60MHz byte stream (byte per clk) and store it in the ssram. then read the ssram content at 50MHz (32 bits per clk) withput the use of the burst mode (that is not available on the dev kit) ? thanks Raanan