Forum Discussion

Contributor

5 years ago

How can "Clock Controller application" Programs the clock generator on Arria 10 Dev board ?

Hello, We see there is a " Clock Controller Application" on Arria10 GX Dev Board's Development Kit folder. From Dev board user guide, we know it can be used to re-config the clock generators on ...

JET60200

Contributor

5 years ago

to be simple: my question is :

there're "MAX CPLD" devices and "A10 GX FPGA" devices on A10 Dev Board, which device is used to implement I2C scheme to support windows "Clock Controller Application" to work together ?

Best regards

JET60200

Contributor

5 years ago

Hi @Angelica_S_Intel, can you help on this , as expert ? Thanks

Forum Discussion

How can "Clock Controller application" Programs the clock generator on Arria 10 Dev board ?

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA