Forum Discussion

Sameer-sahu's avatar
Sameer-sahu
Icon for Occasional Contributor rankOccasional Contributor
3 years ago

Hierarchy not found in Modelsim during RTL simulation

I am using Quartous prime 19.1 standard edition. I have a hierarchical design (comprising verilog file), see screenshot (some names hidden). When I launch RTL Simulation from Quartus, I see that...
Board Debug
Fpga Devkit
SyafieqS's avatar
SyafieqS
Icon for Super Contributor rankSuper Contributor
3 years ago

As we do not receive any response from you on the previous question/reply/answer that we have provided. Please login to https://supporttickets.intel.com/, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


p/s: If any answer from community or Intel support are helpful, please feel free to mark as solution, give Kudos and rate 5/5 survey