SOlonNew Contributor6 years agoHi there, I need to generate 32 MHz clock signal from 50 MHz system clock with DE-10 nano board. Does it have clock manager? Can I do it automatically by gving input and wanted output frequencies? Thanks Olonbayar
Rahul_S_Intel1Frequent Contributor6 years agoHi , I am kindly requesting to use the PLL for the above.
Recent DiscussionsCXL 2.0 support on the NEW Agilex™ 7 FPGA I-Series Development Kit (2x R-Tile and 1x F-Tile)Slow Runtime Performance in FIL Implementation on DE2-115 Using EthernetAgilex5 HPS2FPGA usageDevice stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).Mandelbrot viewer on Cyclone V - Platform Designer layout