Hi, iam using MAX10-10M04DAF256C8G in one my design, i understand from Power management file for the same FPGA that Power Sequencing circuit is not required. Please correct if my understanding is wrong.

Question

rahul_s_intel1 · Answer

Hi,Kindly refer the document ,for your reference and you can find that there is no power up and power down sequence.https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/ug_m10_pwr.pd

Forum Discussion

Hi, iam using MAX10-10M04DAF256C8G in one my design, i understand from Power management file for the same FPGA that Power Sequencing circuit is not required. Please correct if my understanding is wrong.

1 Reply

Recent Discussions

DE10-Lite unable to flash?

Stratix 10 FPGA Dev Kit VCCIO_FMC voltage issue

Mandelbrot viewer on Cyclone V - Platform Designer layout

A question about reading the configuration space of the R-Tile PCIe IP EP

Regarding Quartus Prime License Activation for the Agilex 5 Evaluation Kit