Hi, iam using MAX10-10M04DAF256C8G in one my design, i understand from Power management file for the same FPGA that Power Sequencing circuit is not required. Please correct if my understanding is wrong.

Question

rahul_s_intel1 · Answer

Hi,Kindly refer the document ,for your reference and you can find that there is no power up and power down sequence.https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/ug_m10_pwr.pd

Forum Discussion

Hi, iam using MAX10-10M04DAF256C8G in one my design, i understand from Power management file for the same FPGA that Power Sequencing circuit is not required. Please correct if my understanding is wrong.

1 Reply

Recent Discussions

Device stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).

Mandelbrot viewer on Cyclone V - Platform Designer layout

Slow Runtime Performance in FIL Implementation on DE2-115 Using Ethernet

Stratix 10 GX SI Board - issue with the Board Test System (BTS)

Stratix 10 Development Kit HiLo connector