Forum Discussion

New Contributor

6 years ago

Hello, I want to download the following example design from the website but the link is not working: Intel Stratix 10 GX, L-Tile and H-Tile, User Configurable Transceiver Demo Design

https://forums.intel.com/s/createarticlepage?language=en_US&articleid=a3g0P0000005RDEQA2&artTopicId=0TO0P000000MWKBWA4&action=view file names: S10UserConfigurableTransceiverDemoDesign.zip Ttk hel...

AnandRaj_S_Intel

Regular Contributor

6 years ago

Hi,

You can find the example from the below link, which works fine for me without any privilege.

https://fpgawiki.intel.com/wiki/File:S10UserConfigurableTransceiverDemoDesign.zip

https://fpgawiki.intel.com/uploads/8/80/Ttk_helper_s10.tcl

Regards

Anand

Forum Discussion

Hello, I want to download the following example design from the website but the link is not working: Intel Stratix 10 GX, L-Tile and H-Tile, User Configurable Transceiver Demo Design

Recent Discussions

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

PCIe Root Complex on DK-A5E013BM16AEA

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work