Getting multiple fan-out errors when compiling a scratch Nios with DDR SDRAM support

Hi, I'm new to FPGA, working with the Altera CIII Dev Kit. I've created a base Nios system running from on-chip mem, successfully controlling pio's via SW. Now I went to add DDR SDRAM supp...