Generate DDR2 Controller With UniPHY IP with Quartus 19.1 std edition trouble

I updated Quartus from 18.1 to 19.1 (standard edition). I can't generate DDR2 controller with UniPhy IP from IP Catalog. A MAX 10 is the FPGA in the design. I did following after installing Quarus 1...