FPGA "user application example " to scan full 4GB DDR4 Memory on Device - Arria10

Question

hi,
There is 4 GB DDR4 memory on our customer Arria10 Board.  And we built the "EMIF Debug Toolkit example" to run on the board,  The EMIF Calibration is pass.

But we need to run to  scan the full "4GB" DDR memory to sanity check the Hardware aspect of DDR4,  is there a DDR  reading/writng access example to verify  this ? 
  I'm not very familair to FPGA, so I want get  help .  Thanks

sstrell · Answer

The example design includes the Traffic Generator (or in recent versions of the memory IP, Traffic Generator 2.0) that can be used for this purpose.  See the EMIF IP user guide for details on its use.  See the documentation here:
https://www.intel.com/content/www/us/en/programmable/support/support-resources/support-centers/external-memory-interfaces-support.html

deshi_intel · Answer

Hi,If your system is running on OS level like Windows or Linux then you can explore to use some commercial test software like "memtest" softwareFeel free to google and checkout some RAM test software. Example of one of the link belowhttps://www.lifewire.com/free-memory-test-programs-2626178Thanks.Regards,dlim

Forum Discussion

FPGA "user application example " to scan full 4GB DDR4 Memory on Device - Arria10

2 Replies

Recent Discussions

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA

DK-DEV-AGI027RES Install Package