FPGA Package

Question

Hi,so i was looking at a document for my FPGA package link for the document: https://www.digikey.fr/htmldatasheets/production/1333984/0/0/1/780-fbga-pkg-info.html?srsltid=AfmBOor0rtDfn2_4fxbeccCInVZOG7D9wUrRBaNKezdcClGGQEjhB-RDin the document it give me 5 options on 484-pin FBGA484-Pin FineLine Ball-Grid Array (FBGA), Option 1—Flip Chip484-Pin FineLine Ball-Grid Array (FBGA), Option 1—Flip Chip—Channel Lid484-Pin FineLine Ball-Grid Array (FBGA), Option 2—Wire Bond484-Pin FineLine Ball-Grid Array (FBGA), Option 4—Flip Chi484-Pin FineLine Ball-Grid Array (FBGA)—Wire Bond—A:2.40 i can't not find any info on what base i should choose the packagei am using 10CL080YF484I7G

nuraiman_m_intel · Answer

Hi,Apologize for the delay in response.The answer is 484-Pin FBGA - Wire Bond - A:2.40Regards,Aiman

nuraiman_m_intel · Answer

As I have provided the answer, I now transition this thread to community support. If you have a new question, Please login to ‘ https://supporttickets.intel.com/s/?language=en_US’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.

fvm · Answer

Hi,all device package information can be accessed from hereFPGA Packaging Device Information | Altera

Forum Discussion

FPGA Package

3 Replies

Recent Discussions

Stratix 10 Development Kit HiLo connector

Stratix 10 FPGA Dev Kit VCCIO_FMC voltage issue

Mandelbrot viewer on Cyclone V - Platform Designer layout

Failed to get MAX10 Triple Speed Ethernet example design to compile

A question about reading the configuration space of the R-Tile PCIe IP EP