F2SDRAM : mSGDMA endian issue and SDRAM reading/writing issue

Hi I'm working on CycloneVsoc Dev Kit baremetal system Now I want to use F2H sdram to transmit my data. The draft system Interconnection: HPS host master | | host order | SelfIP...