Forum Discussion

New Contributor

6 years ago

Example for RTL library in OpenCL kernel

The examples giving in the intel website appears to be generated using HLS and is not very clear. Can anyone provide an alternate example for the same? Thanks!

MEIYAN_L_Intel

Frequent Contributor

6 years ago

Hi,

By referring to the README.html for example 2, I saw in the file "copyElement/rtl_spec.xml", there is merging of the .cl file and .v file.

Also, the .v file show how the avalon mm signal is connected.

For more information about the avalon interface connection, you may need to refer the document as link below:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/mnl_avalon_spec.pdf

Thanks

Forum Discussion

Example for RTL library in OpenCL kernel

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA