Forum Discussion

New Contributor

6 years ago

Error(175019): Illegal constraint of I/O pad to the location PIN_K12

Custom design using Arria 10 SOC, 10AS066KF40- The clkout pin (PLL_3H_CLKOUT0P,PLL_3H_CLKOUT0,PLL_3H_FB0/LVDS3H_15P/DQ68 ) which is also defined as LVDS in pin description, when used as LVDS differ...

Rahul_S_Intel1

Frequent Contributor

6 years ago

Hi Mishra ,

Really thanks for your acknowledgment.

Forum Discussion

Error(175019): Illegal constraint of I/O pad to the location PIN_K12

Recent Discussions

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

PCIe Root Complex on DK-A5E013BM16AEA

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work