Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

DSP Development Kit, Stratix II Ed

Normally, design file download is well working.. but, sometimes the development kit initialized after downloading.... I think it is totally doesn’t make sense...what is probably cause this

2 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    i have also noticed this behavior. i will let you know if i figure out the issue.

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    ok tempeku i have solved my issue, hopefully this will solve yours too.

    in Quartus goto Assignments -> Settings -> Device

    click Device and Pin Options

    click the Unused Pins tab

    change the reserve all unused pins field to "As input tri-stated with weak pull-up resistor"

    my unused pins were set to drive ground by default which caused the fpga to read the configuation prom about half the time. now it reads my sof 100% of the time.