Forum Discussion

greenlantern01's avatar
greenlantern01
Icon for Occasional Contributor rankOccasional Contributor
1 year ago
Solved

Device Tree (.dts) files

I am currently using DE10 Standard FPGA for my project. I used the GHRD project and edited it according to my needs (added/removed a few qsys components).

Do I need to manually edit the dts file or is there a way to generate dts files?

Kindly let me know.

Regards

Fpga Devkit
  • aikeu's avatar
    aikeu
    1 year ago

    Hi greenlantern01,


    For existing components added into your FPGA design, you will need to consider some settings indication in the device tree. Example for 3-wire spi added into the device tree node, it should indicate the specific connected address in your system design which can be viewed from quartus platform designer. Besides that, the driver being used for that particular component, referring to the compatible part of the device tree node. Other than that will be the normal settings for the IP itself.

    Example:

    https://www.intel.com/content/www/us/en/support/programmable/articles/000086095.html


    You will need to target the specific component in your design in order to consider how the device tree node should be set accordingly. Each component device tree node settings can be very different and is also application specific. Recommend to find reference from other related working projects or the documentation for a particular ip may mentioned how it's ip device tree can be set.


    Thanks.

    Regards,

    Aik Eu


4 Replies

    • greenlantern01's avatar
      greenlantern01
      Icon for Occasional Contributor rankOccasional Contributor
      1 year ago

      Hello,

      I have HPS, On-Chip Memory, Modular Scatter Gather DMA, SPI (3 wire serial) and "System and SDRAM Clocks for DE-Series Boards" components in my Qsys.

      Thanks

  • aikeu's avatar
    aikeu
    Icon for Regular Contributor rankRegular Contributor
    1 year ago

    Hi greenlantern01,


    For existing components added into your FPGA design, you will need to consider some settings indication in the device tree. Example for 3-wire spi added into the device tree node, it should indicate the specific connected address in your system design which can be viewed from quartus platform designer. Besides that, the driver being used for that particular component, referring to the compatible part of the device tree node. Other than that will be the normal settings for the IP itself.

    Example:

    https://www.intel.com/content/www/us/en/support/programmable/articles/000086095.html


    You will need to target the specific component in your design in order to consider how the device tree node should be set accordingly. Each component device tree node settings can be very different and is also application specific. Recommend to find reference from other related working projects or the documentation for a particular ip may mentioned how it's ip device tree can be set.


    Thanks.

    Regards,

    Aik Eu


  • aikeu's avatar
    aikeu
    Icon for Regular Contributor rankRegular Contributor
    1 year ago

    Hi greenlantern01,


    I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


    Thanks.

    Regards,

    Aik Eu