Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

DE4 DDR2 not working

Dear all,

I'm facing an issue when using the DDR2 controller of QSYS on a DE4. When i tried to simulate it through the nios2 interface (after generate testbench), the DDR2 signals (status_local_init_done) seems to never be assert which blocks my design from pursue its execution (I have simulated more that 1ms). The problem also occurs on the FPGA it self.

I've looked inside the DDR controller, the PLL and the DLL are locked and calibration is never ending.

The controller is actually doing stuff as they are transaction to the external memory signals (which are not mine).

Has anyone encountered the same problem before me and do you have a cure for it ?

Thank you in advance.

Laurent.

1 Reply

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    9 years ago

    Hi Laurent,

    I have never implemented simulation as you tried, thus not so clear about this part temporarily, here my partner advised another attached example, but an actual one for your reference, it can be executed instead. Anyway, hope it could be of a little help.

    BR

    NIKITA FROM TERASIC