Forum Discussion
Altera_Forum
Honored Contributor
11 years agoHello Dave,
Thanks for your suggestions. I couldn't able to find any timing constrains are given for SSRAM interface. Let me try to use PLL clk for SSRAM module and given some constrains for the interface. I will update you my results asap. Regards Vinod PA