Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

DE2-115 D5M image issues

Howdy, I am an absolute FPGA beginner... but for a beginner I have a very nice collection of Altera products:) I am running Quartus Web Edition v14 with DE2-115. The updated example f...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Oops... the SDRAM clock was set for 100MHz for simulation purposes. By commenting out the 100MHz settings and uncommenting the 133MHz settings, the problem went away.